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SUMMARY
Sampled-data analysis and harmonic balance analysis are applied to analyze switching DC-DC
converters under constant on-time control. Design-oriented boundary conditions for the period-
doubling bifurcation and the saddle-node bifurcation are derived. The required ramp slope to avoid
the bifurcations and the assigned pole locations associated with the ramp are also derived. The
derived boundary conditions are more general and accurate than those recently obtained. Those
recently obtained boundary conditions become special cases under the general modeling approach
presented in this paper. Different analyses give different perspectives on the system dynamics and
complement each other. Under the sampled-data analysis, the boundary conditions are expressed
in terms of signal slopes and the ramp slope. Under the harmonic balance analysis, the boundary
conditions are expressed in terms of signal harmonics. The derived boundary conditions are useful
for a designer to design a converter to avoid the occurrence of the period-doubling bifurcation and
the saddle-node bifurcation.
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1 Introduction
Many efforts have been made in the past three decades to model the switching DC-DC converter
under fixed frequency control [1, 2, 3, 4, 5]. Fewer efforts [6, 7, 8, 9] have been made to model the
switching DC-DC converter under variable frequency control. Constant on-time control (COTC) is
a type of variable frequency control. In two recent references [8, 9], converters under COTC, with
the inductor current and the output voltage respectively as the feedback variable, are analyzed
separately. In this paper, these two types of control schemes are analyzed in a unified model.
The methodology proposed in this paper is based on the sampled-data analysis or the harmonic
balance analysis, which provides an alternative way besides the tradition approaches to analyze
the DC-DC converter under COTC. In [8, 9], approximate analysis is directly applied to analyze
the converter. In this paper, exact sampled-data analysis or harmonic balance analysis is applied.
Both the sampled-data analysis and the harmonic balance analysis produce the same results, but
give different and complementary perspectives about the converter dynamics.
Two bifurcations commonly seen in DC-DC converters are analyzed. They are period-doubling
bifurcation (PDB) and saddle-node bifurcation (SNB). The boundary conditions associated with
the bifurcations are derived. Note that, here, the boundary condition means the critical condition in
the converter parameter space, not about the well known critical eigenvalues in the complex plane.
The boundary conditions define the bifurcation boundaries in the parameter space to separate
stable and unstable regions. The methodology proposed here can be applied to general DC-DC
converters, and the buck converter is used as an example throughout the paper. It will be shown
that the boundary conditions obtained in [7, 8, 9] become special cases in terms of the general
models used in this paper. Although the sampled-data analysis has been applied to obtain similar
boundary conditions in [7], the approach applied here is different. In [7], an approximate sampled-
data model is directly applied, whereas here an exact sampled-data model is directly applied and
further approximations are then applied later to preserve the accuracy.
The remainder of the paper is organized as follows. In Section 2, the operation of COTC is
reviewed. In Section 3, exact sampled-data analysis is applied. In Sections 4 and 5, PDB and
SNB are respectively analyzed based on the sampled-data analysis. In Sections 6 and 7, PDB and
SNB are respectively analyzed based on the harmonic balance analysis. Conclusions are collected
in Section 8.
2 Operation of Constant On-Time Control (COTC)
The operation of a switching DC-DC converter under COTC can be described exactly by a unified
block diagram model [10, 11] shown in Fig. 1. Denote the control signal as vc which controls the
inductor current iL or the output voltage vo as discussed below. Denote the source voltage as vs.
In the model, A1, A2 ∈ RN×N , B1, B2 ∈ RN×2, C,E1, E2 ∈ R1×N , and D ∈ R1×2 are constant
matrices, where N is the system dimension. In the n-th cycle, the dynamics is switched between
two stages, S1 and S2. Switching from S1 to S2 occurs at t =
∑n−1
i=1 Ti + d (where d is fixed in
COTC). Switching from S2 to S1 occurs at t =
∑n
i=1 Ti (where Ti varies in each cycle) when the
ramp signal h(t) intersects with the signal y := Cx+Du ∈ R.
In this paper, two COTC schemes are analyzed. The first scheme is the valley current control
(a variation of current mode control but with COTC, see Fig. 2 for a buck converter). One has
y = RiiL − vc, where Ri is the sensing resistance. At the switching instants, one has y(t) = h(t),
or equivalently, RiiL = vc + h(t). The converter changes from S2 to S1 when RiiL drops below
vc + h(t). The second scheme is the valley voltage control (a variation of V
2 control but with
COTC, see Fig. 3 for a buck converter). One has y = vo− vc. The converter changes from S2 to S1
3
S1 :
{
x˙ = A1x+B1u
vo = E1x
S2 :
{
x˙ = A2x+B2u
vo = E2x
Switching
Decision
❄
Switch to S1 or S2
✲ vo
✛
y = Cx+Du
✛ ramp h(t) = mat
reset to 0 each cycle at t =
∑n−1
i=1 Ti
✲u = ( )
vs
vc
Figure 1: Block diagram model for switching converter under variable frequency control.
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❝
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COTC
❄
Figure 2: A buck converter under C-COTC.
when vo drops below vc + h(t). In this paper, these two COTC schemes are denoted as C-COTC
and V-COTC, respectively. In C-COTC, the inductor current is the feedback signal, and it is also
called current mode COTC in [8]. In V-COTC, the output voltage is the feedback signal, and it is
also called V2 COTC in [9].
Denote the ramp slope as ma. In the n-th cycle, denote the ramp amplitude as Vhn = maTn.
The short notation Vhn, instead of Vh,n, is used for brevity. This applies to other variables. Since
Tn varies for each cycle, the ramp amplitude Vh also varies for each cycle. Let the steady-state of
the period be T . In steady state, Vhn = Vh = maT . Denote the switching frequency as fs := 1/T
and let ωs := 2pifs. In COTC, the switching occurs at t =
∑n−1
i=1 Ti + d where d is fixed, and the
period Tn is used as a control variable. This is different from the fixed frequency control, where
the switching occurs at t = nT + dn where dn is controlled, and the switching period T is fixed.
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❄
Figure 3: A buck converter under V-COTC.
3 Exact Sampled-Data Dynamics of a General Converter
3.1 Large-Signal Analysis
In the fixed frequency control, the states are sampled at t = nT with a fixed period. In COTC,
the states are sampled at t =
∑n−1
i=1 Ti with a variable period. Let un = (vsn, vcn)
′. Similar to the
analysis in [11], the large-signal nonlinear constrained dynamics, mapping from xn := x(
∑n−1
i=1 Ti)
to xn+1, is
xn+1 = f(xn, un, Tn)
= eA2(Tn−d)(eA1dxn +
∫ d
0
eA1σdσB1un) +
∫ Tn
d
eA2(T−σ)dσB2un (1)
g(xn, un, Tn) = Cf(xn, un, Tn) +Dun −maTn
= 0 (2)
where the constraint g(xn, un, Tn) = 0 determines the switching instant Tn. In the n-th period,
once the variable period Tn is determined, xn is mapped to xn+1 through the function f .
3.2 Steady-State Analysis
The periodic solution x0(t) of the system in Fig. 1 corresponds to a fixed point x0(0) in the sampled-
data dynamics. Let x˙0(0−) = A2x
0(0) + B2u denote the time derivative of x
0(t) at t = 0−. Let
y0(t) = Cx0(t) +Du. In steady state, y˙0(t) = Cx˙0(t). Let the steady-state duty cycle be D, then
d = DT . Confusion of notations for the capacitance C and the duty cycle D with the matrices C
and D can be avoided from the context.
In steady state,
x0(d) = eA1dx0(0) +
∫ d
0
eA1σdσB1u (3)
x0(0) = eA2(T−d)x0(d) +
∫ T−d
0
eA2σdσB2u (4)
From (3) and (4), one has
x0(0) = (I − eA2(T−d)eA1d)−1(eA2(T−d)
∫ d
0
eA1σdσB1u+
∫ T−d
0
eA2σdσB2u) (5)
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Let B1 := [B11, B12] and B2 := [B21, B22] to expand the matrices into two columns. The COTC
buck converter generally has A1 = A2, B21 = 0, and B12 = B22. Then, from (3) and (4), one has
x0(0) = (I − eA1T )−1A−11 (eA1T − eA1(T−d))B11vs −A−11 B12vc (6)
Generally the controller may include an integrator (with a pole at zero), making A1 or I −
eA2(T−d)eA1d non-invertible. In that case, the pole at zero can be replaced by a very small number
δ, then A1 or I − eA2(T−d)eA1d are invertible. Therefore, the invertibility of A1 or I − eA2(T−d)eA1d
is not critical and can be resolved. This statement about invertibility of a matrix is not repeated
later.
The boost converter generally has B1 = B2, then
x0(0) = (I − eA2(T−d)eA1d)−1(eA2(T−d)
∫ d
0
eA1σdσ +
∫ T−d
0
eA2σdσ)B1u (7)
3.3 Small-Signal Analysis
Using a hat ˆ to denote small perturbations (e.g., xˆn = xn − x0(0)). From [2, 10, 11, 12], the
linearized sampled-data dynamics is
xˆn+1 = Φxˆn + Γuˆn = Φxˆn + Γ1vˆsn + Γ2vˆcn (8)
where Φ ∈ RN×N and Γ = [Γ1,Γ2] ∈ RN×2 (expanded into two columns) are
Φ =
∂f
∂xn
− ∂f
∂Tn
(
∂g
∂Tn
)−1
∂g
∂xn
∣∣∣∣
(xn,un,Tn)=(x0(0),u,T )
= (I − x˙
0(0−)C
Cx˙0(0−)−ma
)eA2(T−d)eA1d (9)
Γ =
∂f
∂un
− ∂f
∂Tn
(
∂g
∂Tn
)−1
∂g
∂un
∣∣∣∣
(xn,un,Tn)=(x0(0),u,T )
= (I− x˙
0(0−)C
Cx˙0(0−)−ma
)(eA2(T−d)
∫ d
0 e
A1σdσB1+
∫ T−d
0 e
A2σdσB2)−
x˙0(0−)D
Cx˙0(0−)−ma
(10)
Local orbital stability of the converter is determined by the eigenvalues of Φ, which are also the
sampled-data poles of the converter . The periodic solution x0(t) is asymptotically orbitally stable
if all of the eigenvalues of Φ are inside the unit circle of the complex plane.
The PDB occurs when one eigenvalue of Φ is −1, and det[I + Φ] = 0. The SNB occurs when
one eigenvalue of Φ is 1, and det[I − Φ] = 0. Since other bifurcations [13], such as pitchfork or
transcritical bifurcations, also have one eigenvalue of Φ at 1, the same analysis can be applied to
analyze these bifurcations, omitted to save space. All slope-based boundary conditions derived in
this paper are based on the closed form expression of (9).
3.4 Control-to-Output and Audio-Susceptibility Transfer Functions
In (10), with the matrices B1, B2, and D replaced by their first columns, then Γ becomes Γ1.
Similarly, with the matrices B1, B2, and D replaced by their second columns, then Γ becomes Γ2.
Since the matrix D = [0,−1] for C-COTC and V-COTC and the second columns of the matrices
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B1 and B2 are generally zeros, the matrices Γ1 and Γ2 can be further simplified as
Γ1 = (I − x˙
0(0−)C
Cx˙0(0−)−ma )(e
A2(T−d)
∫ d
0
eA1σdσB11 +
∫ T−d
0
eA2σdσB21) (11)
Γ2 =
x˙0(0−)
Cx˙0(0−)−ma (12)
Since the output voltage may be discontinuous (as in the boost converter), let E := (E1+E2)/2
so that Ex is the average output voltage. From (8), the control-to-output transfer function is
Toc(z) =
vˆo(z)
vˆc(z)
= E(zI − Φ)−1Γ2 (13)
The DC gain is Toc(e
j0) = Toc(1) = E(I − Φ)−1Γ2. Given a transfer function in the z domain,
say T (z), its effective frequency response [14, p. 93] is T (ejωT ), which is valid up to half the
switching frequency.
Also from (8), the audio-susceptibility is
Tos(z) =
vˆo(z)
vˆs(z)
= E(zI − Φ)−1Γ1 (14)
Other transfer functions, such as output impedance, can be similarly derived as in [10].
3.5 General Slope-Based Boundary Conditions for PDB and SNB
Theorem 1 Suppose that λ is not an eigenvalue of eA2(T−d)eA1d. Then λ is an eigenvalue of Φ if
and only if
C(I − λ−1eA1deA2(T−d))−1x˙0(0−) = ma (15)
Proof: Suppose λ is not an eigenvalue of eA2(T−d)eA1d, then
det[λI − Φ] = det[λI − eA2(T−d)eA1d] ·
det[I + (λI − eA2(T−d)eA1d)−1( x˙
0(0−)C
Cx˙0(0−)−ma )e
A2(T−d)eA1d
= det[λI − eA2(T−d)eA1d] ·
(1 + CeA2(T−d)eA1d(λI − eA2(T−d)eA1d)−1( x˙
0(0−)
Cx˙0(0−)−ma ))
Therefore, λ is an eigenvalue of Φ if and only if
1 + CeA2(T−d)eA1d(λI − eA2(T−d)eA1d)−1( x˙
0(0−)
Cx˙0(0−)−ma ) = 0
which can be rearranged as
Cx˙0(0−) + C(λe−A2(T−d)e−A1d − I)−1x˙0(0−) = ma (16)
leading to (15) based on the matrix equality I+(λe−A2(T−d)e−A1d−I)−1 = (I−λ−1eA1deA2(T−d))−1.

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Note that the condition (15) is applicable to general switching converters of any system dimen-
sion. Also note that in (15), the left side is related to the ripple slope x˙0(0−), and the right side is
the ramp slope ma. As in the popular slope-based boundary condition for the subharmonic oscil-
lation in the current-mode control, the condition (15) is also slope-based. For designation purpose,
the left side of (15) is called an “S plot”, S(λ,D), as a function of λ and D = d/T , for example.
The S plot can be a function of other variables, such as T , and the power stage parameters, such
as R, L, and C.
Corollary 1
(i) If the system parameters correspond to an occurrence of period-doubling bifurcation (λ = −1),
then
S(−1,D) = C(I + eA1TDeA2T (1−D))−1x˙0(0−) = ma (17)
(ii) If the system parameters correspond to an occurrence of saddle-node bifurcation (λ = 1), then
S(1,D) = C(I − eA1TDeA2T (1−D))−1x˙0(0−) = ma (18)
(iii) Without the ramp (ma = 0), then det[Φ] = 0, and Φ has an eigenvalue of 0. Equivalently,
S(0,D) = 0.
Proof: Proof for (i) or (ii) is directly from Theorem 1. Proof for (iii) is as follows.
From (9) with ma = 0, then det[Φ] = det[I − x˙0(0−)C/(Cx˙0(0−))] det[eA2(T−d)eA1d] = det[1 −
Cx˙0(0−)/(Cx˙0(0−))] det[eA2(T−d)eA1d] = 0. Another proof for (iii) is based on the fact that λ = 0
is a root of (16) with ma = 0. 
A sampled-data pole at 0 generally causes deadbeat effect [15] where transient perturbation
correction occurs within N switching periods [7]. A sampled-data pole at 0 also generally causes
the continuous-time dynamics to have a quality factor Q = 2/pi [3].
3.6 Pole Locus and Pole Assignment
In the traditional root locus plot, the root locus is a function of the feedback gain. In COTC, the
ramp slope ma determined by (15) can be expressed as a function of the real pole λ. Without the
ramp (ma = 0), one pole is always zero. With the ramp, the poles are shifted according to (15).
For designation purpose, the S plot as a function of the real pole λ alone, is called a pole locus plot.
Given a desired real pole location, one can see the required ramp slope for pole assignment based
on the pole locus plot (15).
In summary, the S plot is useful for design purpose to avoid PDB and SNB instabilities, and
to assign the real poles. First, the S plot S(−1,D) can predict the occurrence of PDB and the
required ramp slope to avoid PDB. For example, given a ramp slope ma, the intersection of the
S plot and the horizontal line at ma shows the unstable operating range of the duty cycle D if
S(λ,D) > ma. To avoid PDB, one need to increase the ramp slope ma such that S(λ,D) < ma for
the operating range of D. Similarly, the S plot S(1,D) can predict the occurrence of SNB and the
required ramp slope to avoid SNB.
Second, given a duty cycle D, a special case of the S plot, S(λ,D), as a function of λ alone
(also called pole locus plot), can predict the real pole locations and the required ramp slope for
pole assignment. For example, the intersection of the S plot and the horizontal line at ma shows
the real pole location. As the ramp slope varies, the pole location also varies. One can see the
required ramp slope to assign the real pole to a particular location. If the S plot does not intersect
with the horizontal line at ma, there are no real poles. Complex poles may exist in that situation.
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3.7 Approximate Pole Locus Plot
The exact pole locus plot S(λ,D), the left side of (15), can be expressed in an approximate form.
Based on the assumption that RC and
√
LC are much larger than T , matrix approximations such
as eA1T ≈ I +A1T and (I +A1T )−1 ≈ I −A1T can be applied. Then, (15) leads to
S(λ,D) ≈ λC
λ− 1(I +
A1d+A2(T − d)
λ− 1 )x˙
0(0−) = ma (19)
Without the ramp (ma = 0), (19) leads to
λ = 1− C(A1d+A2(T − d))x˙
0(0−)
Cx˙0(0−)
(20)
For the buck converter with A1 = A2 and B2 = 02×2, then x˙
0(0−) = A1x
0(0) and (20) becomes
λ = 1− CA
2
1Tx
0(0)
CA1x0(0)
(21)
where the exact expression of x0(0) can be obtained from (5). Therefore, without the ramp (ma =
0), two poles of the buck converter are 0 and (21). Let the state be x = (iL, vC)
′, where iL is
the inductor current and vC is the capacitor voltage. Then, for the buck converter, x
0(0) can be
approximated as [vsD/R− vsD(1−D)T/2L, vsD]′ based on the traditional average analysis [15].
4 Sampled-Data Analysis of PDB in the Buck Converter
The analysis above is for the general DC-DC converter. The general analysis is applied below to
the buck converter. Many critical parameters (such as the ramp slope and the constant on-time)
at the stability/instability boundary can be derived based on the boundary conditions.
Using the boundary condition to determine the minimum ramp slope.
The buck converter generally has A1 = A2, B21 = 0, and B12 = B22. Using (6), the PDB boundary
condition (17) becomes
S(−1,D) = C(I − e2A1T )−1(eA1T − eA1T (1−D))B11vs = ma (22)
Generally, with larger ma or smaller vs, the converter is stable. Therefore, the converter is stable if
S(−1,D) < ma (23)
Based on the assumption that RC and
√
LC are much larger than T , matrix approximations
such as eA1T ≈ I+A1T +A21T 2/2 and (I+A1T )−1 ≈ I−A1T can be applied. Then, the boundary
condition (23) leads to
S(−1,D) ≈ (−D
2
CB11 + (
D2
4
)CA1B11T + (
D −D3
12
)CA21B11T
2)vs < ma (24)
For CA1B11 ≫ CA21B11T (or equivalently, RC ≫ T , in V-COTC, for example), (24) leads to
(−D
2
CB11 + (
D2
4
)CA1B11T )vs < ma (25)
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or equivalently, using the fact that d = DT ,
Dvs
2
(
d
2
CA1B11 − CB11) < ma (26)
which shows the required ramp slope ma to stabilize the converter to avoid PDB. The required
ramp slope is linearly proportional to D. Therefore, to operate at a higher duty cycle, a larger
ramp slope is required. Also note that vo ≈ vsD for the buck converter. Based on (26) and given
a fixed vo, the required ramp slope to avoid subharmonic oscillation is the same, independent of
vs. This indicates that COTC has very good line regulation to avoid the subharmonic oscillation.
However, note that the condition (26) is approximate under the assumption that T is small, the
exact condition is (22). In COTC, d is fixed and T may vary to a large degree. For a large steady-
state value of T , (24) is more accurate than (25). However, (24) is complex. One can use (25) for
simplicity at the expense of accuracy.
Using the boundary condition to determine the maximum constant on-time.
The boundary condition (26) can be expressed in terms of the maximum constant on-time d,
d
2
<
CB11 +
2ma
Dvs
CA1B11
if CA1B11 > 0 (27)
The inequality sign is reversed if CA1B11 < 0.
Added with external ramps, the two control schemes, V-COTC and C-COTC, with or without
external ramps added, are analyzed as follows. For V-COTC, one can also use the inductor current
as the ramp instead of the external ramp h(t).
4.1 V-COTC Added With an External Ramp (ma 6= 0)
In V-COTC, y = vo − vc. let the load be R, the inductance be L, the capacitance be C, and the
equivalent series resistance (ESR) be Rc. Let ρ = R/(R +Rc). For Rc = 0, ρ = 1. Then,
A1 = A2 = ρ
[
−Rc
L
−1
L
1
C
−1
RC
]
(28)
B11 =
[
1
L
0
]
(29)
E1 = E2 = ρ
[
Rc 1
]
(30)
C = ρ[Rc, 1] D = [0,−1]
CB11 =
ρRc
L
CA1B11 =
ρ2
LC
(1− R2cC
L
)
(31)
The boundary conditions (26) and (27) become, respectively,
ma >
Dvsρ
2
2LC
(
d
2
(1− R
2
cC
L
)− RcC
ρ
) (32)
d
2
<
ρRc
L
+ 2ma
Dvs
ρ2
LC
(1− R2cC
L
)
(33)
which are further simplified to (if R2cC ≪ L and Rc ≪ R)
ma >
Dvs
2LC
(
d
2
−RcC) (34)
d
2
< RcC +
2maLC
Dvs
(35)
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Generally the required ramp slope condition is normalized by sf := RcvsD/L, the off-time
inductor current slope multiplied by Rc. Note that sf is also the output voltage ripple slope
contributed by the inductor current. The required ramp slope (32) becomes
ma
sf
>
ρ2
2
(
d
2RcC
(1− R
2
cC
L
)− 1
ρ
) (36)
For R2cC ≪ L and Rc ≪ R, (36) is further simplified to
ma
sf
>
1
2
(
d
2RcC
− 1) (37)
which agrees with [9, Eq. 21]. Note that (37) is a special case of the general condition (17)
(applicable to all kinds of converters). Also note that if the conditions R2cC ≪ L and Rc ≪ R are
not met, (36) will be shown to be more accurate than the boundary condition (37) as obtained in
[9].
4.2 V-COTC Without an External Ramp (ma = 0)
Without the ramp (ma = 0), the boundary condition (33) becomes
d
2
<
RcC
ρ(1− R2cC
L
)
(38)
For R2cC ≪ L and Rc ≪ R, (38) is further simplified to
d
2
< RcC (39)
which agrees with [7, 9]. Note that if the conditions R2cC ≪ L and Rc ≪ R are not met, (38) will
be more accurate than the boundary condition (39) as obtained in [7, 9].
Pole Locus
The pole location can be also expressed in a closed form. With some approximations for RcT ≪ L,
(21) leads to
λ = 1 +
2ρT
2RcC + T − d
(
T − d
2RC
− 1) (40)
By setting λ > −1 in (40), the maximum of on-time to avoid subharmonic oscillation is
d
2
<
RcC +
T 2
4(R+Rc)C
1 + T2(R+Rc)C
(41)
Based on some examples, (41) is more accurate than (38) and (39). Note that (41) depends on T ,
whereas (38) and (39) are independent of T . For T ≪ (R+Rc)C, (41) becomes (39).
For T − d≪ RC and Rc ≪ R, (40) is further simplified to
λ = 1− 2T
2RcC + T − d (42)
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Figure 4: The pole locus plot S(λ, 0.4) shows the required ramp slope as a function of the pole λ.
Its intersection with the horizontal line at ma = 0 shows the poles at 0 and -1.1, (solid line for the
exact expression (15) and dashed line for the approximate expression (19)).
which agrees with [7, p. 2679]. Note that if the conditions T − d≪ RC and Rc ≪ R are not met,
(40) will be more accurate than the pole location (42) as obtained in [7]. This sampled-data pole
can be mapped to an equivalent continuous-time pole,
2
2RcC + T − d
=
1
RcC +
T (1−D)
2
(43)
which is close to the pole 1/RcC derived in [9, 16] if RcC ≫ T .
Example 1. (Without compensating ramp.) Consider a V-COTC buck converter from [7] with
the following parameters: vs = 5 V, T = 3 µs, d = 1.2 µs, R = 0.5 Ω, Rc = 20 mΩ, L = 2 µH,
and C = 20 µF. Here, D = d/T = 0.4. With these parameters, subharmonic oscillation occurs as
shown in [7, Fig. 9].
Based on the exact sampled-data analysis by calculating the eigenvalues of Φ, one pole is 0
and the second pole is -1.1. Based on (40), the second pole is exactly -1.1. For comparison, based
on (42) as derived in [7], the second pole is -1.3. The error is due to the fact that the condition
T − d ≪ RC is not met. The exact pole locus plot S(λ, 0.4) based on (15) and the approximate
one (19) are shown in Fig. 4. The intersections of the pole locus plot and the ramp slope (ma = 0)
are the two poles, -1.1 and 0. The approximate pole locus plot matches very well with the exact
one, both accurately predicting the two poles.
The pole locus plot shows two types of information. First, it shows the resulting pole locations
given a ramp slope ma. For example, draw a horizontal line at ma in the pole locus plot, the
intersections with the curve (15) (or (19)) are the pole locations. Second, given a desired pole
location, the pole locus plot shows the required ramp slope to assign the pole to that particular
location. For example, Fig. 4 shows that if the ramp slope is around 9500, the poles can be assigned
at -0.5 and -0.2. 
Example 2. (Pole assignment.) Continued from Example 1, let ma = 9500. Based on the exact
sampled-data analysis by calculating the eigenvalues of Φ, the poles are exactly -0.5 and -0.2 as
predicted. 
Example 3. (Determine the minimum ramp slope for stabilization.) The ramp slope does
not need to be as large as 9500 for stabilization (since only the poles being within the unit circle
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Figure 5: The S plot S(−1,D) shows the required ramp slope to avoid PDB. The S plot also shows
that, without a ramp (ma = 0), PDB occurs at D = 0.36, (solid line for the exact S plot (22) and
dashed line for the approximate S plot (24)).
are required). Based on the exact sampled-data analysis by calculating the eigenvalues of Φ, the
minimum ramp slope for stabilization is 943.4. From (22), the minimum ramp slope for stabilization
is also exactly 943.4. 
Example 4. (Determine the minimum ramp slope for a range of source voltage to maintain
stability for line regulation.) In Example 1, the source voltage is fixed at 5 V. Now suppose the
converter is designed to operate in a range of source voltage vs ∈ [2, 10]. With a fixed d = 1.2 µs
and a fixed vo = 2, then D ∈ [0.2, 1], T ∈ [1.2, 6] µs, and ωs ∈ [1.047, 5.236] rad/s. Based on the
exact sampled-data analysis, the converter is unstable for D > 0.36 (In Example 1, D = 0.4 > 0.36
and the converter is unstable).
The required ramp slope based on the exact S plot S(−1,D) (22) and the approximate one
based on (24) are shown in Fig. 5. The approximate one matches well with the exact one. The
S plot shows exactly that the converter is unstable for D > 0.36 if no ramp is applied (ma = 0).
The S plot also shows that a ramp slope greater than 4217 is required to maintain stability for this
operating range. 
Example 5. (Determine the PDB point.) Continued from Example 1 without a ramp, based on
Fig. 5, PDB occurs at D = 0.36. With a fixed d and a fixed vo = 2, then PDB occurs at T = 3.33
µs and vs = 5.56 V. With these parameters and based on the exact sampled-data analysis, the
eigenvalues of Φ are exactly 0 and -1 as predicted. 
Example 6. (Determine the maximum on-time.) Continued from Example 1, by calculating
the eigenvalues of Φ, the maximum on-time d to avoid subharmonic oscillation is 1.06 µs (with
T = 2.65 µs to keep the duty cycle at 0.4). The maximum on-time based on (38), (39) and (41)
are 0.84 µs, 0.8 µs, and 1.077 µs, respectively, and (41) gives the closest prediction. 
4.3 V-COTC Added With the Inductor Current as a Compensating Ramp
Here, the ramp h(t) is not used, and ma = 0. Instead, the inductor current is sensed through a
resistance Ri and added with the output voltage to compared with vc to determine the duty cycle
as shown in Fig. 6.
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Figure 6: A buck converter under V-COTC with the inductor current as a compensating ramp.
The converter is turned on for a fixed time duration d. The converter changes from the OFF
stage to the ON stage when vo + iLRi drops below vc. One has y = vo + iLRi − vc and
C = ρ[Rc, 1] + [Ri, 0] D = [0,−1]
CB11 =
ρRc+Ri
L
CA1B11 =
ρ2
LC
(1− R2cC
L
− RcCRi
ρL
)
The boundary condition (27) becomes
d
2
<
(ρRc +Ri)C
ρ2(1− R2cC
L
− RcCRi
ρL
)
(44)
For Rc(Rc +Ri)C ≪ L and Rc ≪ R, (44) is further simplified to
d
2
< (Rc +Ri)C (45)
which agrees with [9, Eq. 16]. Note that if the conditions Rc(Rc +Ri)C ≪ L and Rc ≪ R are not
met, (44) will be more accurate than the boundary condition (45) as obtained in [9], and (45) is a
special case of (44).
The pole location can be also expressed in a closed form. With some approximations for
RcT ≪ L, (21) leads to
λ = 1 +
2ρT
2(Rc +Ri)C + T − d
(
T − d
2RC
− 1 + Ri(T − d)
2L
) (46)
By setting λ > −1 in (46), the minimum of Ri to avoid the subharmonic oscillation is
Ri >
2d− 4RcC − ρT (T−d)RC
4C + ρT (T−d)
L
(47)
Based on some examples, (47) is more accurate than (44) and (45).
Example 7. (Better prediction of minimum Ri.) Continued from Example 1, by calculating the
eigenvalues of Φ, the minimum Ri to avoid the subharmonic oscillation is 1.82 mΩ. The minimum
Ri based on (44), (45) and (47) are 8.4 mΩ, 10 mΩ, and 3.4 mΩ, respectively, and (47) gives the
closest prediction. 
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4.4 C-COTC
In C-COTC, one has y = RiiL − vc and
C = [Ri, 0] D = [0,−1]
CB11 =
Ri
L
CA1B11 =
−ρRiRc
L2
(48)
The boundary condition (26) to avoid SNB becomes
− DvsRi
2L
(
dρRc
2L
+ 1) < ma (49)
The inequality is always satisfied even without the ramp (ma = 0), and PDB does not occur, agreed
with [8].
Also based on the pole location, one can prove that PDB does not occur in C-COTC as follows.
With some approximations for RcT ≪ L, (21) leads to
λ = 1− ρT (T − d)
2LC
(50)
Generally T 2 ≪ LC, then λ ≈ 1 and PDB (which requires λ = −1) does not occur. This sampled-
data pole can be mapped to an equivalent continuous-time pole,
ρ(T − d)
2LC
(51)
which will be shown to be more accurate than the pole (2L/R − d)/2LC as derived in [8].
Example 8. (Better prediction of the continuous-time pole.) Consider a C-COTC buck converter
from [8] with the following parameters: vs = 13.2 V, vo = 3.3 V, T = 1.04 µs, d = 0.26 µs, R = 10
Ω, Rc = 4.5 mΩ, Ri = 150 mΩ, L = 3.1 µH, and C = 300 µF. Here, D = d/T = 0.25.
Based on the exact sampled-data analysis by calculating the eigenvalues of Φ, one pole is 0
and the second pole is 0.9995 (corresponding to a continuous-time pole at 473 Hz). Based on
(51), the second continuous-time pole is 419 Hz. For comparison, based on [8], the second pole
is (2L/R − d)/2LC = 194 Hz. This example shows that (51) gives a better prediction of the
continuous-time pole.
The exact pole locus plot S(λ, 0.25) based on (15) and the approximate one based on (19) are
shown in Fig. 7. The approximate one matches very well with the exact one (except that the exact
one has a finite ramp slope), both accurately predicting the two poles around 0 and 1. The pole
locus plot also shows that if the ramp slope is small and negative, the two poles may be unstable
(with the first pole smaller than -1 and the second pole greater than 1), which will be discussed in
Example 9. 
5 Sampled-Data Analysis of SNB in the Buck Converter
Occurrence of SNB in COTC has not been reported. As discussed above, for V-COTC with a
negative ramp slope, SNB may occur. In steady state,
y0(T )− h(T ) = Cx0(T ) +Du− h(T ) = 0 (52)
which is an equation in terms of T . Generally, if this equation has multiple solutions of T , SNB
may occur if a converter parameter varies. When SNB occurs, only a single solution exists, which
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Figure 7: The pole locus plot S(λ, 0.25) shows the poles around 0 and 1 without the ramp, (solid
line for the exact expression (15) and dashed line for the approximate expression (19)).
means that the curve Cx0(T )+Du−h(T ) has a flat slope (or equivalently, the curve Cx0(T )+Du
is tangential to h(T )) when SNB occurs. An SNB is also called a tangent bifurcation.
Take the buck converter for example. The buck converter generally has A1 = A2, B21 = 0,
and B12 = B22. Using (6), and differentiate (52) with respective to T , one has the SNB boundary
condition,
S(1,D) = C(I − eA1T )−2(eA1T − eA1T (1−D))B11vs = ma (53)
One can derive or prove (53) in another way. Using (6), the boundary condition (18) directly leads
to (53). It is interesting to know that the boundary conditions derived based on the steady-state
analysis and based on the stability (eigenvalue) analysis are the same.
Based on the assumption that RC and
√
LC are much larger than T , matrix approximations
such as eA1T ≈ I+A1T +A21T 2/2 and (I+A1T )−1 ≈ I−A1T can be applied. Then, the boundary
condition (53) leads to
S(1,D) ≈ (D
T
CA−11 B11 −
D2
2
CB11 + (
2D3 −D
12
)CA1B11T )vs = ma (54)
5.1 V-COTC: No SNB With a Positive Ramp Slope
Using (31) which results in CA−11 B11 = −1 for V-COTC, the boundary condition (54) becomes
− D
T
− D
2ρRc
2L
+ (
2D3 −D
12
)
Tρ2
LC
(1− R
2
cC
L
) ≈ ma
vs
(55)
Generally, R2cC ≪ L and T 2 ≪ 12LC, and the left side of (55) is negative, whereas the right side
is positive with a positive ramp slope. The boundary condition (55) cannot be met, and SNB does
not occur in this situation.
5.2 C-COTC: No SNB With a Positive Ramp Slope
Using (48) which results in CA−11 B11 = −Ri/R, the boundary condition (54) becomes
− D
TR
− D
2
2L
− (2D
3 −D
12
)
ρRcT
L2
≈ ma
vsRi
(56)
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Generally, T 2RRc ≪ 12L2, and the left side of (56) is negative, whereas the right side is positive
with a positive ramp slope. The boundary condition (56) cannot be met, and SNB does not occur
in this situation.
As discussed above, in C-COTC with ma = 0, one pole is 0 and the second pole is very close
to 1. The second pole may be shifted to be greater than 1, then SNB occurs. With a very small
negative ramp slope, SNB may occur as shown in the next example.
Example 9. (Pole assignment with a negative ramp slope.) Continued from Example 8, based
on (56), a negative ramp slope ma < −67445 would result in an unstable pole greater than 1. Let
ma = −100000, which is −0.42sf , where sf := vsDRi/L is the off-time inductor current slope
multiplied by Ri. Compared with sf , this ramp slope is small. However, this ramp slope will result
in SNB as shown below. Based on the exact sampled-data analysis by calculating the eigenvalues
of Φ, the poles are -1.675 and 1.0002 as predicted, also agreed with the pole locus plot shown in
Fig. 7. Although C-COTC is generally believed to be stable even without the ramp, this example
shows that a perturbation on the ramp slope to make it negative may make the converter unstable
with occurrence of SNB. 
6 Harmonic Balance Analysis of PDB in the Buck Converter
Consider a buck converter power stage with a control-to-inductor-current (D-to-iL) transfer func-
tion Gid(s) and a control-to-output-voltage (D-to-vo) transfer function Gvd(s). In the converter,
there is an ON switch and an OFF switch (sometimes substituted by a diode). Let the voltage
across the OFF switch (or the diode) be vd (as shown in Fig. 2, for example). In the T -periodic
mode, the waveform of vd(t) is a square wave with the high voltage at vs and the low voltage at 0,
which can be represented by Fourier series (harmonics),
vd(t) =
∞∑
n=−∞
cne
jnωst where cn =
vs
j2npi
(1− e−jnωsd) (57)
Similarly, in the 2T -periodic mode (when PDB occurs), let two consecutive cycle periods be T − δ
and T + δ. Then, the switchings (from S1 to S2 and from S2 to S1) occurring within the two cycles
are at t = d, T − δ, T − δ + d, and 2T . The 2T -periodic signal vd(t) can be also represented by
Fourier series,
vd(t) =
∞∑
n=−∞
cne
jnωst
2 where cn = (
vs
−j2npi )(e
−
jnωsd
2 − 1)(1 + (−1)ne jnωsδ2 ) (58)
In V-COTC, for example, vo is the feedback signal from the power stage (whereas in C-COTC,
iL is the feedback signal from the power stage).
In the converter, some parts are linear (from vd to y) and some are nonlinear (from y to vd).
Let the vd-to-vo transfer function be Gv(s). One has [15, p. 470]
Gv(s) =
Gvd(s)
vs
=
sRcC + 1
LC(1 + Rc
R
)s2 + (L
R
+RcC)s+ 1
(59)
Let the compensator transfer function (from vo to −y (negative sign due to negative feedback)) be
Gc(s). Let the total transfer function from vd to −y be G(s). Then, one has G(s) = Gc(s)Gv(s) =
Gc(s)Gvd(s)/vs. The gain G(s) is proportional to the loop gain (based on the average analysis)
T (s) =
Gc(s)Gvd(s)
Vh
(60)
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by
G(s) =
Vh
vs
T (s) (61)
In the s-domain, y = vc + Gc(s)(vc − vo) = vc + Gc(s)(vc − Gv(s)vd) = (1 + Gc(0))vc − G(s)vd.
Let Re denote taking the real part of a complex number. Then, from (57), the T-periodic solution
y0(t) (at the output of the compensator) is
y0(t) = (1 +Gc(0))vc −
∞∑
n=−∞
cne
jnωstG(jnωs) (62)
= (1 +Gc(0))vc − vsDG(0) − 2Re
∞∑
n=1
cne
jnωstG(jnωs) (63)
The intersection of h(t) with the T-periodic solution y0(t) = Cx0(t) +Du determines the duty
cycle and hence the waveform of vd(t). By “balancing” the equation y
0(t) = h(t) (written in Fourier
series form) at the switching instants, conditions for existence of periodic solutions and PDB can
be derived.
6.1 PDB Boundary Conditions Based on Harmonic Balance Analysis
In the 2T -periodic mode, one has two switching conditions
y0(T − δ) = h(T − δ) (64)
y0(2T ) = h(2T ) (65)
The basic idea to derive the PDB point is as follows. At the PDB point, a period-one mode
and a period-two mode coalesce, and one has δ = 0. Subtracting (64) from (65) and setting δ = 0,
one can obtain the PDB boundary condition
vs
2T
(
∞∑
n=−∞
(e−
jnωsd
2 − 1)(−1)nG(jnωs
2
)) = ma (66)
or equivalently,
vs
T
(Re[
∞∑
n=1
(e−
jnωsd
2 − 1)(−1)nG(jnωs
2
)]) = ma (67)
Since (66), (67) (based on the harmonic balance analysis), and (22) (based on the sampled-data
analysis) are exact PDB conditions, they are all equivalent to each other. One has
S(−1,D) = vs
T
(Re[
∞∑
n=1
(e−
jnωsDT
2 − 1)(−1)nG(jnωs
2
)]) (68)
which is another expression of the S plot in terms of signal harmonics.
Generally, Gv(s), Gc(s) and thus G(s) = Gc(s)Gv(s) are low-pass filters. The summation in
(67) can be approximated by the term that involves G(s) with the smallest argument, n = 1 for
example. Therefore, the S plot has an approximate form,
S(−1,D) ≈ vs
T
(Re[1− (e− jωsDT2 )G(jωs
2
)]) (69)
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Example 10. (Both harmonic balance analysis and sampled-data analysis produce the same plot.)
Continued from Example 4, with V-COTC, y = vo − vc. Then Gc(s) = −1 and G(s) = −Gv(s).
The plot of (66) in terms of ma is exactly the solid line in Fig. 5, indicating that (66) is equivalent
to (22) (based on the sampled-data analysis). 
6.2 Harmonic Balance Analysis of PDB in Terms of the Loop Gain
Since the gain G(s) is proportional to the loop gain T (s) = G(s)vs/Vh = G(s)vs/maT , (66) directly
leads to the following theorem.
Theorem 2 Given a closed-loop COTC buck converter with a loop gain T (s) as defined in (60),
PDB occurs when
∞∑
n=−∞
(e−
jnωsd
2 − 1)(−1)nT (jnωs
2
) = 2 (70)
The condition (70) can be expressed in various forms, for example,
Re[
∞∑
n=1
(e−
jnωsd
2 − 1)(−1)nT (jnωs
2
)] = 1 (71)
The summation in (71) can be also approximated by the term that involves T (s) with the
smallest argument. Therefore, (71) becomes
Re[(1− e− jωsd2 )T (jωs
2
)] ≈ 1 (72)
It should be noted that (72) is only an approximate condition, and the exact condition is (70).
The “L1 plot” in the real domain.
Note that the boundary condition (71) is a function of d, ωs, and the loop gain T (s), where T (s)
is further a function of vs, ma, the power stage and compensator parameters. Define an L1 plot,
which is a real function, as
L1(ωs) :=
∞∑
n=−∞
(e−
jnωsd
2 − 1)(−1)nT (jnωs
2
) (73)
Then, SNB occurs when
L1(ωs) = 2 (74)
Note that ωs = 2pi/T = 2piD/d, which is linearly proportional to D given a fixed value of d in
COTC, L1(ωs) can be represented as a function of D instead of ωs.
The “L2 plot” in the real domain.
Since in some situations, ma = 0 when no ramp compensation is used, then T (s) = G(s)vs/Vh
becomes infinite. In such a situation, define an L2 plot, which is also a real function, as
L2(ωs) :=
∞∑
n=−∞
(e−
jnωsd
2 − 1)(−1)nG(jnωs
2
) (75)
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Then, from (66), SNB occurs when
L2(ωs) =
2Tma
vs
(76)
Example 11. (Fig. 5 is also an L2 plot) Continued from Example 4, since ωs = 2pi/T = 2piD/d
is linearly proportional to D, Fig. 5 is also an L2 plot with the horizontal axis scaled by ωs =
2pi/T = 2piD/d. 
The “H plot”: a Nyquist-like plot in the complex plane.
Let
H(ωs) :=
∞∑
n=1
(e−
jnωsd
2 − 1)(−1)nG(jnωs
2
) (77)
Then, PDB occurs when
Re[H(ωs)] =
Tma
vs
(78)
For designation purpose, H(ωs) is called an H plot because it is similar to the Nyquist plot in the
complex plane. Given a desired range of ωs = 2pi/T = 2piD/d, one can plot H(ωs) according to
(77) to determine whether PDB occurs in this range of ωs.
6.3 V-COTC
As shown below, the harmonic balance analysis also leads to the same conditions derived by the
sampled-data analysis. In V-COTC, Gc(s) = −1, and G(s) = Gc(s)Gv(s) = −Gv(s). Using (59)
and the facts that ωsd/2 = piD and, for 0 < D < 1,
∞∑
k=1
(1− cos(pikD))(−1)k
k2
= −pi
2D2
4
(79)
∞∑
k=1
sin(pikD)(−1)k
k
= −piD
2
(80)
the boundary condition (67) becomes
D
2LC
(
d
2
−RcC) < ma
vs
(81)
which is exactly (35), but expressed in a different form. It is interesting to note that both the
sampled-data analysis and the harmonic balance analysis lead to the same boundary condition,
providing convincing evidence about the accuracy of the derived boundary condition.
6.4 C-COTC
In C-COTC, the feedback signal from the power stage is iL. Similar to (59), the vd-to-iL transfer
function is [15, p. 470]
Gi(s) :=
Gid(s)
vs
=
(1 + Rc
R
)Cs+ 1
R
LC(1 + Rc
R
)s2 + (L
R
+RcC)s+ 1
(82)
Since no extra compensator (except the compensating ramp h(t)) is added in the current loop,
Gc(s) = −1, and the gain G(s) = Gc(s)Gi(s) = −Gi(s). Since the expression of G(s) is derived,
the rest of analysis is similar to the case for V-COTC.
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7 Harmonic Balance Analysis of SNB in the Buck Converter
Using (57) and (62), in steady state,
y0(T ) = (1 +Gc(0))vc −
∞∑
n=−∞
vs
j2npi
(e
−j2npid
T − 1)G(j2npi
T
) (83)
As discussed above, the curve y0(T ) − h(T ) has a flat slope (or equivalently, the curve y0(T ) is
tangential to h(T )) when SNB occurs. Differentiating (83) with respective to T , one has the SNB
boundary condition,
∞∑
n=−∞
d
T 2
e−jnωsdG(jnωs) + (1− e−jnωsd) ∂G(s)
∂s
∣∣∣∣
s=jnωs
=
ma
vs
(84)
8 Conclusion
Design-oriented bifurcation boundary conditions are derived for general switching DC-DC con-
verters under COTC. The derived boundary conditions define the instability boundaries in the
converter parameter space, and are therefore useful for a designer to design a converter to avoid
the occurrence of the bifurcations or instabilities. Two bifurcations commonly seen in DC-DC con-
verters are analyzed. They are PDB and SNB. Two COTC schemes, V-COTC and C-COTC, are
also are analyzed based on a unified model. The derived boundary conditions are more general and
accurate than those recently obtained in [7, 8, 9]. The boundary conditions recently obtained in
[7, 8, 9] become special cases under the general modeling approach presented in this paper. Since
the analysis is based on the general block diagram model shown in Fig. 1, once a converter (of any
system dimension under various control schemes) is expressed in terms of the block diagram model,
the boundary conditions can be readily obtained.
Both exact sampled-data analysis and harmonic balance analysis are applied. Different analyses
give different perspectives on the system dynamics and complement each other. Under the sampled-
data analysis, the boundary conditions are expressed in terms of signal slopes and the ramp slope.
Under the harmonic balance analysis, the boundary conditions are expressed in terms of signal
harmonics. Although occurrence of SNB in the converter under COTC is rare, it is shown that
a small perturbation on the ramp to make the ramp slope negative may cause the occurrence of
SNB.
Many new design-oriented plots are proposed. The S plot predicts PDB and SNB instabilities
and the required ramp slope to avoid them. A pole locus plot, a special case of the S plot, predicts
the real pole location and shows the required ramp slope for pole assignment. The S plot can be
expressed in terms of matrices or signal harmonics. The S plot in terms of signal harmonics also
leads to other design-oriented plots, such as the L1 and L2 plots in the real domain, and the H plot
in the complex plane, to facilitate stability analysis and design.
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